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ملخص البحث
 و نظماة، ألنهاا يمناأ ت جخاح في اي نظماة مؼالةاة اإلشاارات،دوائز جحىيل اإلشارات الزقمية والحناظزية هي دوائز مهمة
مؼالةاة الواىرو و نظماة ااجوااات مؼظا الاااينيأ اي الىقاث الحاهاز مهحمايأ بنيفياة الحاف ماأ جافياف ال اقاة وبنااا الافوائز
هذا الاحث يقفي نىػيأ مأ المحىات الزقمية الحناظزية و الحناظزية الزقمية المحخنة باساححفاي.  وسيادو سزػة الححىيل،المفمةة
.SET/MOS الفوائز الم حل ة
 جا.MOS  و دائازوSET  لافيها مشاياا دائازوSET/MOSدوائاز المحاىات الزقمياة الحناظزياة و الحناظزياة الزقمياة الم حل اة
( مغ ربغ ياات للشحنة للحزانشسحىر يادي االنحزوتRRM)  الؼالقة الحنزاريةPSPICE اسح فاي نمىذج
) باسااح فاي اهاااس8  و4  المحخاانة لػلااً تSET/MOSجا محاةاااو دوائااز المحااىات الزقميااة الحناظزيااة النانىيااة الم حل ااة
 لػلاً تSET/MOS  ج محاةاو دوائز المحىات الحناظزية الزقمية الم حل ة.ORCAD Capture PSPICE المحاةاو
) اظهزت النحائج ات دوائز المحىات الزقمية الحناظزية و الحناظزياة الزقمياة المحخانة المقحزياة لهاا ممياشات وهاً قافرو8  و3
القيادو الؼالية وجحخيأ اشارو ال زج الحً هً ايخأ مأ دوائز المحىات الحً جخح في الحزانشسحىر ايادي االنحزوت قط دوائز
المحىات الزقمية الحناظزية لفيها شنل الفوائز المفمةة وارجفاع ةنا ة الحنامال والخازػة الؼالياة وارجفااع قياادو الحمال و قاف اقال
 ذةزت سابقاSET/MOSللقفرو مقارنة مغ دوائز م حل ة جخح في

Abstract
Digital and analog signal conversion circuits are important circuits as it can be used in signal processing systems,
image processing and communication systems. The most researchers nowadays are interested with how to reduce
power dissipation, compact circuit structure, and increase the speed of conversion. This paper present two types of
improved hybrid SET/MOS DAC and ADC circuits. The SET/MOS hybrid ADC and DAC circuits have the
advantages of the SET circuit and the MOS circuit. The PSPICE Recursion Relation Model (RRM) with four charge
states of the SET transistor was used. The improved hybrid n-bit DAC nano-circuits are simulated (for n = 4 and 8)
using Orcad Capture PSPICE simulator. The performance of the SET/MOS hybrid n-bit ADC circuits were
simulated (for n = 3 and 8). The results show that the proposed improved n-bit DAC and ADC nano-circuits have the
advantages of high driving capability and the enhanced swing of the output signal which is better than pure SET
ADC and DAC circuits. The improved n-bit DAC nano-circuits have compact circuit structure, higher integration
density, high speed, high load drivability, and low-power dissipation compared with the previously reported
SET/MOS hybrid DAC.
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1. Introduction
Feature size reduction in microelectronic
circuits has been an important factor to the
dramatic increase in the processing power of
computer arithmetic circuits. However, it is
generally accepted that sooner or later MOS
based circuits cannot be reduced further in
feature size due to fundamental physical
restrictions [1]. The rapid progress in the
fabrication technology of silicon nano
devices has pushed the device dimension
toward nanometer scale. When device
dimensions are reduced to a few nanometer
range, the single electron tunneling leads to
interesting new device characteristics. If we
wished to continue obeying the Moore law
and make the circuits cheaper, faster and the
power dissipation lower, some new
electronic devices would have to be created,
such as Single-Electron Transistor (SET)[2].
Single Electron Transistor (SET) is expected
to be the future of VLSI design due to its
nanoscale feature-size, ultra low power
dissipation and high density. Compared with
other nano-devices, SET is a new device
because of its advantages of little size, low
operating power, high integration and easy
to combine with MOS[3]. The fundamental
principle of single-electronic is the Coulomb
blockade, which was first observed and
studied by Gorter [4]. Pure SET circuits
have very limited applications due to SET’s
low current drivability, small voltage gain
and low-temperature operation, since MOS
devices have advantages that can
compensate for the disadvantages of SET,
hybrid SET/MOS architecture which
combines the advantages of both MOS and
SET. Tunnel junction is the basic unit cell in
Single Electron Transistor. It consists of two
pieces of metal separated by a very thin
(~1nm) insulator [2]. The basic singleelectron nano-devices is the tunnel junction
which can be thought of as a leaky capacitor,
through which the movement of individual
electrons can be controlled [23]. Fig. 1
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shows the symbol of a SET device. It consists
of two tunnel junctions in series sharing a
common electrode, which is called the island,
also known as the quantum dot and two gates
are coupled to the island. Any single-electron
(SE) circuit has at least one floating node,
between connected tunnel junctions and/or
capacitors, that is called an island or a
quantum dot (QD) [24]
The orthodox theory is the description of
charge transport utilizing free energy, tunnel
rates, coulomb blockade and quantization of
charge transport [25].

Fig. 1. Single Electron Transistor symbol

Lientschnig et al. 2003 [5] introduced an exact
model for Single-Electron Transistor and
named it Recursion Relation Model (RRM).
This model uses the orthodox theory of singleelectron tunneling and determines the
occupation probabilities of states. The RRM
model is shown in Fig. 2, which consists of
two tunnel junctions, two gates are coupled to
the island, a voltage source is connected to the
source, the drain, and the two gates. This
model uses eleven charge states. In this paper,
RRM model with four-charge states were used
in the simulation to reduce the time, current
and the power dissipation using OrCAD
Capture PSPICE.
The current-voltage
characteristics (ID-VDS) of the SET at
VGS=0.02V are shown in Fig. 3 using fourstates RRM model by OrCAD Capture
PSPICE.
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have large load capability and large signal
swing. In this paper, DAC using hybrid
SET/MOS circuit is illustrated in section 2.
ADC using hybrid SET/MOS circuit is
introduced in section 3. ADC circuit using
SET is simulated in section 4. Finally,
conclusions are given in section 5 followed by
the references.

Fig. 2. Single Electron Transistor model in PSPICE

2. DAC using hybrid SET/MOS
circuit
2.1. Operating principle for n-bit hybrid
SET/MOS DAC circuit

Fig. 3. The current-voltage characteristics (ID-VDS) of
the SET

Digital and analog signal conversion circuits
are useful circuits, it can be used in signal
processing systems, image processing and
communication systems. The Analog-toDigital Conversion (ADC) and Digital-toAnalog conversion (DAC) are developed to
obtain high integration density, high speed,
and low power dissipation. The advantages
of ADC and DAC circuits which uses Single
Electron Transistor are low power
dissipation, high integration density and high
speed. Some research groups had proposed
several kinds of ADC and DAC circuits
based on SET [6]–[11]. An improved hybrid
SET/MOS DAC and ADC circuits were
presented in this paper to take the
advantages of the proposed SET/MOS
architecture for high temperature operation
and driving capability. Their advantages are
low power dissipation, small size, circuits

Fig. 4 shows the basic schematic of an n-bit
hybrid SET/MOS DAC circuit. It consist of
two parts, the first part is a signal input
capacitive array block, the second part is a
Single Electron Transistor in series with
depletion type NMOS (output block). The
ratio of capacitor’s values is 20:21:22:23:…: 2n
in the capacitance array.
When
an
n-bit
digital
signal
D0,D1,D2,…….Dn-1 is applied to the
capacitance array (first part), the output of the
capacitance array is connected with the input
of the output circuit (second part) which
consists of SET in series with NMOS. The
NMOS transistor M1 acts as the load of SET,
its gate is connected with the source. In this
circuit Single Electron Transistor was used
with two gates, the first gate (G1) acts as signal
input end; the second gate (G2) is used to
control the phase of SET. The second gate of
SET (G2) also has the function to compensate
the background charge. This circuit structure
was proposed by authors in [12], [13].
The input gate of the SET and the source of
NMOS are shorted in the output circuit
(second part). The drain current of the SET
oscillates periodically with the increase of
input voltage signal at the input gate [14]. The
analog voltage is used as output signal of the
hybrid DAC circuit.
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waveform of 4-bit DAC circuit using Orcad
Capture PSPICE. Fig. 6 shows the simulation
results waveform of 8-bit DAC circuit using
Orcad Capture PSPICE.

Fig. 4. Schematic of n-bit hybrid SET/MOS DAC
circuit

2.2. Simulation results of 4-bit and 8-bit
DAC circuits
This circuit is SET/MOS hybrid DAC
circuit, which is difficult to simulate using
the MOS circuit simulation method or the
SET circuit simulation method separately.
Therefore the Recursion Relation Model
(RRM) with four charge states using OrCAD
Capture PSPICE program that is used in the
circuit by the double-gate SET simulation
model. The parameters of resistances and
capacitances are set as follows:
The tunnel junction resistance (R1,R2) to be
greater than the quantum resistance (~26
kΩ) to confine the electrons in the island; the
charging energy of the island capacitance to
be larger than the available thermal energy
to avoid electron tunneling due to the
thermionic emission, namely, e2/2CΣ>kBT
[14]. Where CΣ=C1+C2+CG1+CG2 is the total
capacitance of the island with respect to the
ground, kB is the Boltzmann’s constant, and
T is absolute temperature [15].
Compared with pure SET DAC circuit
[16],[17], the proposed hybrid SET/MOS
DAC uses fewer electronic components,
which simplifies the structure of the circuit,
increase the operating temperature, enhances
the load capability and the signal output
scope. Fig. 5 shows the simulation results

Fig. 5. PSPICE simulation results for the proposed 4bit hybrid DAC

Compared with DAC circuit in [14]. The
improved hybrid SET/MOS DAC uses fewer
electronic components, simplifies the structure
of the circuit, enhances the load capability and
the signal output. The power dissipation of
designed 4-bit DAC is 3.25E-11W, which is
lower than the previous proposed SET/MOS
DAC [14]. Table 1 shows a comparison
between the previously reported DAC in [14]
and the improved DAC.
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Table 1. Comparison between the previously reported
DAC in [14] and the improved DAC
The simulation
parameters
Power supply
voltage
Power
dissipation
Capacitance
Array Block (F)
Capacitive drive
capability
Temperature
(K)
Total job time
SET
parameters

NMOS
parameters

Hybrid
4-bit
DAC [14]

Improved DAC

0.3V

0.1V

2.52E-10W

3.25E-11W

C=1E-12F

C=10E-12F

several fFs

several hundreds
of fFs=500fF

100K

20-1000K

38.27Sec
CG1=1.8E-18F
CG2=0.64E-18F
C1= C2=1E-19F
R1=R2=2E6Ω

15.86Sec
CG1=2E-18F
CG2=0.7E-18F
C1=C2=1E-19F
R1=R2=1E6Ω
M1: L=150nm
W=15nm
Vto=-0.018V
Depletion type

M1: L= 150nm
W= 30nm
Depletion type

3. ADC using hybrid SET/MOS
circuit
3.1. Operating principle for n-bit hybrid
SET/MOS ADC circuit

Fig. 6. PSPICE simulation results for the proposed
8-bit hybrid DAC

Fig. 8 shows the schematic of an n-bit hybrid
SET/MOS ADC circuit, which consists of a
capacitive divider and n Periodic Symmetric
Function (PSF) with the same circuit
parameters[18]. The PSF circuit is composed
of two cascade circuits that are shown in Fig.
7. The first part is a SET in series with
depletion type NMOS (the same as the output
circuit of DAC), the second part is a common
source amplifier circuit. The ADC operation
as follow:
The analog input signal Vin is divided by the
signal divider into n voltage signals (Vin/2i, i=
0,1,2,….n-1). Then, the analog signals are
converted into the corresponding binary output
signal by the PSF units with the same circuit
parameters[14]. Fig. 9 shows the (Vo1-Vin)
waveform of PSF at different temperatures (5,
30, 50, 80, 100K). From the figure as the
temperature increase, the output of the first
part Vo1 become smoother.
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Fig. 7. Schematic of a complementary SET/MOS
Periodic Symmetric Function (PSF)
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hybrid SET/MOS ADC is enhanced in
operation temperature from 0K~10K to 144K,
heightened the load capability and signal
output scope.
Fig. 10 shows the Voltage Transfer
Characteristics
of
SET/MOS
Periodic
Symmetric Function (PSF) at 100K. Fig. 11
show the simulation results of 3-bit ADC
circuit using Orcad Capture PSPICE, the first
waveform is the input ramp voltage, the rest of
the waveform show the digital output signal
D0, D1 and D2. An 8-bit ADC circuit was
simulated using Orcad Capture PSPICE. Fig.
12 show the simulation results of 8-bit ADC
circuit. Table 2 shows a comparison between
the previously reported ADC in [14] and the
improved ADC.

Fig. 8. Architecture for an n-bit ADC

Fig. 10. Voltage Transfer Characteristics of Periodic
Symmetric Function (PSF)

Fig. 9. The waveform of (Vo1-Vin) under different
temperature

3.2. Simulation results of 3-bit and 8-bit
ADC circuits
operating temperature of hybrid
SET/MOS device should be chosen
carefully, this will adequately embody the
performance of SET device and MOS device
[14]. Compared with previous proposed
SET/MOS ADC [19], the proposed 3-bit
ADC circuit has only one power supply and
it can operate at higher temperature.
Compared with the previous proposed SETbased ADC [8], [11], [20], the proposed
The

Fig. 11. Simulated waveform of 3-bit ADC Hybrid
SET/MOS
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Table 2. Comparison between the previously reported
ADC in [14] and the improved ADC
The simulation
parameters
Power supply
voltage
Power
dissipation
Capacitance
Array Block (F)
Capacitive drive
capability
Temperature (K)
Total job time
SET
parameters

NMOS
parameters

Hybrid 4-bit
ADC [14]

Improved ADC

0.3V

0.1V

2.52E-10W

3.25E-11W

C=1E-12F

C=10E-12F

several fFs
100K
38.27Sec
CG1=1.8E-18F
CG2=0.64E-18F
C1= C2=1E-19F
R1=R2=2E6Ω
M1: L= 150nm
W= 30nm
Depletion type

several hundreds
of fFs=500fF
20-1000K
15.86Sec
CG1=2E-18F
CG2=0.7E-18F
C1=C2=1E-19F
R1=R2=1E6Ω
M1: L=150nm
W=15nm
Vto=-0.018V
Depletion type

4. Simulation results of 8-bit
ADC circuit using SET

Fig. 12. Simulated waveform of 8-bit ADC Hybrid
SET/MOS

Single Electron Transistor inverter consists
of two SETs in series, Fig. 13 shows the
circuit diagram for a SET inverter. To simulate
a SET inverter with 50% duty ratio, VG has
been adjusted to VG1=0V and VG2=-0.16V
[22]. When the upper SET turns on, the lower
SET turns off because SET has the inherent
Coulomb oscillation characteristics with the
period of q/Cg [22]. The circuit parameters are
as follows: The supply voltage VDD=10mV,
CG1=0.24E-18, CG2=0, the capacitances of
tunnel
junctions
C1=C2=1.3E-18,
the
resistances of tunnel junctions R1=R2=1.3E6,
T=30K and the load capacitance CL= 1pF[22].
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Fig. 13. Schematic of SET inverter [5]

Using SET inverter as a unit circuit, as
shown in Fig. 8, an 8-bit ADC architecture is
simply implemented with a capacitive
divider, and eight SET inverters with the
same circuit parameters. In the 8-bit ADC
circuit, the analog signal input is divided
into Vin/2i where i=0,1,2,3,4,5,6,7 by the
capacitive divider, then it is encoded into the
corresponding
8-bit
digital
signals
D0,D1,D2,D3,D4,D5,D6,D7 by the SET
inverters. Fig. 14 shows the simulated
conversion characteristics of the 8-bit ADC
based on SET inverter using Orcad Capture
PSPICE.
The comparison of ADC using CMOS, ADC
using SET and ADC using hybrid SET/MOS
for a 3-bit ADC is presented in Table 3. The
switching speed of SET circuits is
determined by its RC time constant. The
size, speed and power consumption of ADC
using CMOS is from [21]. For a 3-bit ADC
realized using CMOS one would require 63MOS transistor components [21], but when
the 3-bit ADC is realized using SET, it
requires 6-SET transistor and 8-capacitors
components and 3-bit ADC using hybrid
SET/MOS requires 9-MOS, 3-SET and 8capacitor. Conversion speed of ADC using
SET and ADC using hybrid SET/MOS are
equal and faster than CMOS. The power
consumption for ADC using hybrid
SET/MOS is smaller than ADC using SET
and ADC using CMOS.

Fig. 14. Simulated waveform of 8-bit ADC using SET
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Table 3. Comparison between ADC using CMOS,
ADC using SET and the improved ADC using hybrid
SET/MOS
Simulation
parameters

ADC using
CMOS

Size

63 MOS
Trans [21]

Speed
Power
Consumption

250 MHz1GHz[21]
In range of
mW[21]

ADC
using
SET
6-SET
8capacitor
Approx
1GHz
3.49E8W

ADC using
Hybrid
SET/MOS
9-MOS
3-SET
8-capacitor
Approx
1GHz
2.92E-10W

5. Conclusion
In this paper, improved hybrid SET/MOS
ADC and DAC circuits were implemented
and simulated. The improved hybrid n-bit
DAC nano-circuits are simulated (for n=4
and 8) using Orcad Capture PSPICE. The
performance of the SET/MOS hybrid n-bit
ADC circuits were simulated (for n=3 and
8). Also ADC circuits using Single Electron
Transistor were simulated (for n=8) using
Orcad Capture PSPICE. In our results, the
transient operation of hybrid SET/MOS
circuit-based
DAC
is
successfully
demonstrated at 1000K and ADC at 144K.
This performance can be compared with the
pure SET circuits, the improved converter
circuits have been enhanced in the drive
capability and the power dissipation.
Compared with the other SET/MOS hybrid
circuit, the implemented converter circuits
have compact circuit structure, higher
integration density, high speed, high load
drivability, low current and low power
dissipation.
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